stm32f1xx_it.c 7.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272
  1. /**
  2. ******************************************************************************
  3. * @file stm32f1xx_it.c
  4. * @brief Interrupt Service Routines.
  5. ******************************************************************************
  6. *
  7. * COPYRIGHT(c) 2019 STMicroelectronics
  8. *
  9. * Redistribution and use in source and binary forms, with or without modification,
  10. * are permitted provided that the following conditions are met:
  11. * 1. Redistributions of source code must retain the above copyright notice,
  12. * this list of conditions and the following disclaimer.
  13. * 2. Redistributions in binary form must reproduce the above copyright notice,
  14. * this list of conditions and the following disclaimer in the documentation
  15. * and/or other materials provided with the distribution.
  16. * 3. Neither the name of STMicroelectronics nor the names of its contributors
  17. * may be used to endorse or promote products derived from this software
  18. * without specific prior written permission.
  19. *
  20. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  23. * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  24. * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  25. * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  26. * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  27. * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  28. * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  29. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  30. *
  31. ******************************************************************************
  32. */
  33. /* Includes ------------------------------------------------------------------*/
  34. #include "stm32f1xx_hal.h"
  35. #include "stm32f1xx.h"
  36. #include "stm32f1xx_it.h"
  37. /* USER CODE BEGIN 0 */
  38. /* USER CODE END 0 */
  39. /* External variables --------------------------------------------------------*/
  40. extern DMA_HandleTypeDef hdma_usart2_rx;
  41. extern DMA_HandleTypeDef hdma_usart2_tx;
  42. extern UART_HandleTypeDef UART2_Handler;
  43. extern UART_HandleTypeDef UART3_Handler;
  44. /******************************************************************************/
  45. /* Cortex-M3 Processor Interruption and Exception Handlers */
  46. /******************************************************************************/
  47. /**
  48. * @brief This function handles Non maskable interrupt.
  49. */
  50. void NMI_Handler(void)
  51. {
  52. /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  53. /* USER CODE END NonMaskableInt_IRQn 0 */
  54. /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  55. /* USER CODE END NonMaskableInt_IRQn 1 */
  56. }
  57. /**
  58. * @brief This function handles Hard fault interrupt.
  59. */
  60. void HardFault_Handler(void)
  61. {
  62. /* USER CODE BEGIN HardFault_IRQn 0 */
  63. /* USER CODE END HardFault_IRQn 0 */
  64. while (1)
  65. {
  66. /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  67. /* USER CODE END W1_HardFault_IRQn 0 */
  68. }
  69. /* USER CODE BEGIN HardFault_IRQn 1 */
  70. /* USER CODE END HardFault_IRQn 1 */
  71. }
  72. /**
  73. * @brief This function handles Memory management fault.
  74. */
  75. void MemManage_Handler(void)
  76. {
  77. /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  78. /* USER CODE END MemoryManagement_IRQn 0 */
  79. while (1)
  80. {
  81. /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
  82. /* USER CODE END W1_MemoryManagement_IRQn 0 */
  83. }
  84. /* USER CODE BEGIN MemoryManagement_IRQn 1 */
  85. /* USER CODE END MemoryManagement_IRQn 1 */
  86. }
  87. /**
  88. * @brief This function handles Prefetch fault, memory access fault.
  89. */
  90. void BusFault_Handler(void)
  91. {
  92. /* USER CODE BEGIN BusFault_IRQn 0 */
  93. /* USER CODE END BusFault_IRQn 0 */
  94. while (1)
  95. {
  96. /* USER CODE BEGIN W1_BusFault_IRQn 0 */
  97. /* USER CODE END W1_BusFault_IRQn 0 */
  98. }
  99. /* USER CODE BEGIN BusFault_IRQn 1 */
  100. /* USER CODE END BusFault_IRQn 1 */
  101. }
  102. /**
  103. * @brief This function handles Undefined instruction or illegal state.
  104. */
  105. void UsageFault_Handler(void)
  106. {
  107. /* USER CODE BEGIN UsageFault_IRQn 0 */
  108. /* USER CODE END UsageFault_IRQn 0 */
  109. while (1)
  110. {
  111. /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
  112. /* USER CODE END W1_UsageFault_IRQn 0 */
  113. }
  114. /* USER CODE BEGIN UsageFault_IRQn 1 */
  115. /* USER CODE END UsageFault_IRQn 1 */
  116. }
  117. /**
  118. * @brief This function handles System service call via SWI instruction.
  119. */
  120. void SVC_Handler(void)
  121. {
  122. /* USER CODE BEGIN SVCall_IRQn 0 */
  123. /* USER CODE END SVCall_IRQn 0 */
  124. /* USER CODE BEGIN SVCall_IRQn 1 */
  125. /* USER CODE END SVCall_IRQn 1 */
  126. }
  127. /**
  128. * @brief This function handles Debug monitor.
  129. */
  130. void DebugMon_Handler(void)
  131. {
  132. /* USER CODE BEGIN DebugMonitor_IRQn 0 */
  133. /* USER CODE END DebugMonitor_IRQn 0 */
  134. /* USER CODE BEGIN DebugMonitor_IRQn 1 */
  135. /* USER CODE END DebugMonitor_IRQn 1 */
  136. }
  137. /**
  138. * @brief This function handles Pendable request for system service.
  139. */
  140. void PendSV_Handler(void)
  141. {
  142. /* USER CODE BEGIN PendSV_IRQn 0 */
  143. /* USER CODE END PendSV_IRQn 0 */
  144. /* USER CODE BEGIN PendSV_IRQn 1 */
  145. /* USER CODE END PendSV_IRQn 1 */
  146. }
  147. /**
  148. * @brief This function handles System tick timer.
  149. */
  150. void SysTick_Handler(void)
  151. {
  152. /* USER CODE BEGIN SysTick_IRQn 0 */
  153. /* USER CODE END SysTick_IRQn 0 */
  154. HAL_IncTick();
  155. HAL_SYSTICK_IRQHandler();
  156. /* USER CODE BEGIN SysTick_IRQn 1 */
  157. /* USER CODE END SysTick_IRQn 1 */
  158. }
  159. /******************************************************************************/
  160. /* STM32F1xx Peripheral Interrupt Handlers */
  161. /* Add here the Interrupt Handlers for the used peripherals. */
  162. /* For the available peripheral interrupt handler names, */
  163. /* please refer to the startup file (startup_stm32f1xx.s). */
  164. /******************************************************************************/
  165. /**
  166. * @brief This function handles DMA1 channel6 global interrupt.
  167. */
  168. void DMA1_Channel6_IRQHandler(void)
  169. {
  170. /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */
  171. /* USER CODE END DMA1_Channel6_IRQn 0 */
  172. HAL_DMA_IRQHandler(&hdma_usart2_rx);
  173. /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */
  174. /* USER CODE END DMA1_Channel6_IRQn 1 */
  175. }
  176. /**
  177. * @brief This function handles DMA1 channel7 global interrupt.
  178. */
  179. void DMA1_Channel7_IRQHandler(void)
  180. {
  181. /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */
  182. /* USER CODE END DMA1_Channel7_IRQn 0 */
  183. HAL_DMA_IRQHandler(&hdma_usart2_tx);
  184. /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */
  185. /* USER CODE END DMA1_Channel7_IRQn 1 */
  186. }
  187. /**
  188. * @brief This function handles USART1 global interrupt.
  189. */
  190. //void USART1_IRQHandler(void)
  191. //{
  192. // /* USER CODE BEGIN USART1_IRQn 0 */
  193. // /* USER CODE END USART1_IRQn 0 */
  194. // HAL_UART_IRQHandler(&huart1);
  195. // /* USER CODE BEGIN USART1_IRQn 1 */
  196. // /* USER CODE END USART1_IRQn 1 */
  197. //}
  198. /**
  199. * @brief This function handles USART2 global interrupt.
  200. */
  201. //void USART2_IRQHandler(void)
  202. //{
  203. // /* USER CODE BEGIN USART2_IRQn 0 */
  204. // /* USER CODE END USART2_IRQn 0 */
  205. // HAL_UART_IRQHandler(&UART2_Handler);
  206. // /* USER CODE BEGIN USART2_IRQn 1 */
  207. // /* USER CODE END USART2_IRQn 1 */
  208. //}
  209. /**
  210. * @brief This function handles USART3 global interrupt.
  211. */
  212. //void USART3_IRQHandler(void)
  213. //{
  214. // /* USER CODE BEGIN USART3_IRQn 0 */
  215. // /* USER CODE END USART3_IRQn 0 */
  216. // HAL_UART_IRQHandler(&UART3_Handler);
  217. // /* USER CODE BEGIN USART3_IRQn 1 */
  218. // /* USER CODE END USART3_IRQn 1 */
  219. //}
  220. /* USER CODE BEGIN 1 */
  221. /* USER CODE END 1 */
  222. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/