startup_stm32f107xc.s 17 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526
  1. ;******************** (C) COPYRIGHT 2017 STMicroelectronics *******************
  2. ;* File Name : startup_stm32f107xc.s
  3. ;* Author : MCD Application Team
  4. ;* Version : V4.2.0
  5. ;* Date : 31-March-2017
  6. ;* Description : STM32F107xC Connectivity line devices vector table for
  7. ;* EWARM toolchain.
  8. ;* This module performs:
  9. ;* - Set the initial SP
  10. ;* - Configure the clock system
  11. ;* - Set the initial PC == __iar_program_start,
  12. ;* - Set the vector table entries with the exceptions ISR
  13. ;* address.
  14. ;* After Reset the Cortex-M3 processor is in Thread mode,
  15. ;* priority is Privileged, and the Stack is set to Main.
  16. ;********************************************************************************
  17. ;*
  18. ;* <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  19. ;*
  20. ;* Redistribution and use in source and binary forms, with or without modification,
  21. ;* are permitted provided that the following conditions are met:
  22. ;* 1. Redistributions of source code must retain the above copyright notice,
  23. ;* this list of conditions and the following disclaimer.
  24. ;* 2. Redistributions in binary form must reproduce the above copyright notice,
  25. ;* this list of conditions and the following disclaimer in the documentation
  26. ;* and/or other materials provided with the distribution.
  27. ;* 3. Neither the name of STMicroelectronics nor the names of its contributors
  28. ;* may be used to endorse or promote products derived from this software
  29. ;* without specific prior written permission.
  30. ;*
  31. ;* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  32. ;* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  33. ;* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  34. ;* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  35. ;* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  36. ;* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  37. ;* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  38. ;* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  39. ;* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  40. ;* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  41. ;*
  42. ;*******************************************************************************
  43. ;
  44. ;
  45. ; The modules in this file are included in the libraries, and may be replaced
  46. ; by any user-defined modules that define the PUBLIC symbol _program_start or
  47. ; a user defined start symbol.
  48. ; To override the cstartup defined in the library, simply add your modified
  49. ; version to the workbench project.
  50. ;
  51. ; The vector table is normally located at address 0.
  52. ; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
  53. ; The name "__vector_table" has special meaning for C-SPY:
  54. ; it is where the SP start value is found, and the NVIC vector
  55. ; table register (VTOR) is initialized to this address if != 0.
  56. ;
  57. ; Cortex-M version
  58. ;
  59. MODULE ?cstartup
  60. ;; Forward declaration of sections.
  61. SECTION CSTACK:DATA:NOROOT(3)
  62. SECTION .intvec:CODE:NOROOT(2)
  63. EXTERN __iar_program_start
  64. EXTERN SystemInit
  65. PUBLIC __vector_table
  66. DATA
  67. __vector_table
  68. DCD sfe(CSTACK)
  69. DCD Reset_Handler ; Reset Handler
  70. DCD NMI_Handler ; NMI Handler
  71. DCD HardFault_Handler ; Hard Fault Handler
  72. DCD MemManage_Handler ; MPU Fault Handler
  73. DCD BusFault_Handler ; Bus Fault Handler
  74. DCD UsageFault_Handler ; Usage Fault Handler
  75. DCD 0 ; Reserved
  76. DCD 0 ; Reserved
  77. DCD 0 ; Reserved
  78. DCD 0 ; Reserved
  79. DCD SVC_Handler ; SVCall Handler
  80. DCD DebugMon_Handler ; Debug Monitor Handler
  81. DCD 0 ; Reserved
  82. DCD PendSV_Handler ; PendSV Handler
  83. DCD SysTick_Handler ; SysTick Handler
  84. ; External Interrupts
  85. DCD WWDG_IRQHandler ; Window Watchdog
  86. DCD PVD_IRQHandler ; PVD through EXTI Line detect
  87. DCD TAMPER_IRQHandler ; Tamper
  88. DCD RTC_IRQHandler ; RTC
  89. DCD FLASH_IRQHandler ; Flash
  90. DCD RCC_IRQHandler ; RCC
  91. DCD EXTI0_IRQHandler ; EXTI Line 0
  92. DCD EXTI1_IRQHandler ; EXTI Line 1
  93. DCD EXTI2_IRQHandler ; EXTI Line 2
  94. DCD EXTI3_IRQHandler ; EXTI Line 3
  95. DCD EXTI4_IRQHandler ; EXTI Line 4
  96. DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1
  97. DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2
  98. DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3
  99. DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4
  100. DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5
  101. DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6
  102. DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7
  103. DCD ADC1_2_IRQHandler ; ADC1 and ADC2
  104. DCD CAN1_TX_IRQHandler ; CAN1 TX
  105. DCD CAN1_RX0_IRQHandler ; CAN1 RX0
  106. DCD CAN1_RX1_IRQHandler ; CAN1 RX1
  107. DCD CAN1_SCE_IRQHandler ; CAN1 SCE
  108. DCD EXTI9_5_IRQHandler ; EXTI Line 9..5
  109. DCD TIM1_BRK_IRQHandler ; TIM1 Break
  110. DCD TIM1_UP_IRQHandler ; TIM1 Update
  111. DCD TIM1_TRG_COM_IRQHandler ; TIM1 Trigger and Commutation
  112. DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
  113. DCD TIM2_IRQHandler ; TIM2
  114. DCD TIM3_IRQHandler ; TIM3
  115. DCD TIM4_IRQHandler ; TIM4
  116. DCD I2C1_EV_IRQHandler ; I2C1 Event
  117. DCD I2C1_ER_IRQHandler ; I2C1 Error
  118. DCD I2C2_EV_IRQHandler ; I2C2 Event
  119. DCD I2C2_ER_IRQHandler ; I2C1 Error
  120. DCD SPI1_IRQHandler ; SPI1
  121. DCD SPI2_IRQHandler ; SPI2
  122. DCD USART1_IRQHandler ; USART1
  123. DCD USART2_IRQHandler ; USART2
  124. DCD USART3_IRQHandler ; USART3
  125. DCD EXTI15_10_IRQHandler ; EXTI Line 15..10
  126. DCD RTC_Alarm_IRQHandler ; RTC alarm through EXTI line
  127. DCD OTG_FS_WKUP_IRQHandler ; USB OTG FS Wakeup through EXTI line
  128. DCD 0 ; Reserved
  129. DCD 0 ; Reserved
  130. DCD 0 ; Reserved
  131. DCD 0 ; Reserved
  132. DCD 0 ; Reserved
  133. DCD 0 ; Reserved
  134. DCD 0 ; Reserved
  135. DCD TIM5_IRQHandler ; TIM5
  136. DCD SPI3_IRQHandler ; SPI3
  137. DCD UART4_IRQHandler ; UART4
  138. DCD UART5_IRQHandler ; UART5
  139. DCD TIM6_IRQHandler ; TIM6
  140. DCD TIM7_IRQHandler ; TIM7
  141. DCD DMA2_Channel1_IRQHandler ; DMA2 Channel1
  142. DCD DMA2_Channel2_IRQHandler ; DMA2 Channel2
  143. DCD DMA2_Channel3_IRQHandler ; DMA2 Channel3
  144. DCD DMA2_Channel4_IRQHandler ; DMA2 Channel4
  145. DCD DMA2_Channel5_IRQHandler ; DMA2 Channel5
  146. DCD ETH_IRQHandler ; Ethernet
  147. DCD ETH_WKUP_IRQHandler ; Ethernet Wakeup through EXTI line
  148. DCD CAN2_TX_IRQHandler ; CAN2 TX
  149. DCD CAN2_RX0_IRQHandler ; CAN2 RX0
  150. DCD CAN2_RX1_IRQHandler ; CAN2 RX1
  151. DCD CAN2_SCE_IRQHandler ; CAN2 SCE
  152. DCD OTG_FS_IRQHandler ; USB OTG FS
  153. ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
  154. ;;
  155. ;; Default interrupt handlers.
  156. ;;
  157. THUMB
  158. PUBWEAK Reset_Handler
  159. SECTION .text:CODE:REORDER:NOROOT(2)
  160. Reset_Handler
  161. LDR R0, =SystemInit
  162. BLX R0
  163. LDR R0, =__iar_program_start
  164. BX R0
  165. PUBWEAK NMI_Handler
  166. SECTION .text:CODE:REORDER:NOROOT(1)
  167. NMI_Handler
  168. B NMI_Handler
  169. PUBWEAK HardFault_Handler
  170. SECTION .text:CODE:REORDER:NOROOT(1)
  171. HardFault_Handler
  172. B HardFault_Handler
  173. PUBWEAK MemManage_Handler
  174. SECTION .text:CODE:REORDER:NOROOT(1)
  175. MemManage_Handler
  176. B MemManage_Handler
  177. PUBWEAK BusFault_Handler
  178. SECTION .text:CODE:REORDER:NOROOT(1)
  179. BusFault_Handler
  180. B BusFault_Handler
  181. PUBWEAK UsageFault_Handler
  182. SECTION .text:CODE:REORDER:NOROOT(1)
  183. UsageFault_Handler
  184. B UsageFault_Handler
  185. PUBWEAK SVC_Handler
  186. SECTION .text:CODE:REORDER:NOROOT(1)
  187. SVC_Handler
  188. B SVC_Handler
  189. PUBWEAK DebugMon_Handler
  190. SECTION .text:CODE:REORDER:NOROOT(1)
  191. DebugMon_Handler
  192. B DebugMon_Handler
  193. PUBWEAK PendSV_Handler
  194. SECTION .text:CODE:REORDER:NOROOT(1)
  195. PendSV_Handler
  196. B PendSV_Handler
  197. PUBWEAK SysTick_Handler
  198. SECTION .text:CODE:REORDER:NOROOT(1)
  199. SysTick_Handler
  200. B SysTick_Handler
  201. PUBWEAK WWDG_IRQHandler
  202. SECTION .text:CODE:REORDER:NOROOT(1)
  203. WWDG_IRQHandler
  204. B WWDG_IRQHandler
  205. PUBWEAK PVD_IRQHandler
  206. SECTION .text:CODE:REORDER:NOROOT(1)
  207. PVD_IRQHandler
  208. B PVD_IRQHandler
  209. PUBWEAK TAMPER_IRQHandler
  210. SECTION .text:CODE:REORDER:NOROOT(1)
  211. TAMPER_IRQHandler
  212. B TAMPER_IRQHandler
  213. PUBWEAK RTC_IRQHandler
  214. SECTION .text:CODE:REORDER:NOROOT(1)
  215. RTC_IRQHandler
  216. B RTC_IRQHandler
  217. PUBWEAK FLASH_IRQHandler
  218. SECTION .text:CODE:REORDER:NOROOT(1)
  219. FLASH_IRQHandler
  220. B FLASH_IRQHandler
  221. PUBWEAK RCC_IRQHandler
  222. SECTION .text:CODE:REORDER:NOROOT(1)
  223. RCC_IRQHandler
  224. B RCC_IRQHandler
  225. PUBWEAK EXTI0_IRQHandler
  226. SECTION .text:CODE:REORDER:NOROOT(1)
  227. EXTI0_IRQHandler
  228. B EXTI0_IRQHandler
  229. PUBWEAK EXTI1_IRQHandler
  230. SECTION .text:CODE:REORDER:NOROOT(1)
  231. EXTI1_IRQHandler
  232. B EXTI1_IRQHandler
  233. PUBWEAK EXTI2_IRQHandler
  234. SECTION .text:CODE:REORDER:NOROOT(1)
  235. EXTI2_IRQHandler
  236. B EXTI2_IRQHandler
  237. PUBWEAK EXTI3_IRQHandler
  238. SECTION .text:CODE:REORDER:NOROOT(1)
  239. EXTI3_IRQHandler
  240. B EXTI3_IRQHandler
  241. PUBWEAK EXTI4_IRQHandler
  242. SECTION .text:CODE:REORDER:NOROOT(1)
  243. EXTI4_IRQHandler
  244. B EXTI4_IRQHandler
  245. PUBWEAK DMA1_Channel1_IRQHandler
  246. SECTION .text:CODE:REORDER:NOROOT(1)
  247. DMA1_Channel1_IRQHandler
  248. B DMA1_Channel1_IRQHandler
  249. PUBWEAK DMA1_Channel2_IRQHandler
  250. SECTION .text:CODE:REORDER:NOROOT(1)
  251. DMA1_Channel2_IRQHandler
  252. B DMA1_Channel2_IRQHandler
  253. PUBWEAK DMA1_Channel3_IRQHandler
  254. SECTION .text:CODE:REORDER:NOROOT(1)
  255. DMA1_Channel3_IRQHandler
  256. B DMA1_Channel3_IRQHandler
  257. PUBWEAK DMA1_Channel4_IRQHandler
  258. SECTION .text:CODE:REORDER:NOROOT(1)
  259. DMA1_Channel4_IRQHandler
  260. B DMA1_Channel4_IRQHandler
  261. PUBWEAK DMA1_Channel5_IRQHandler
  262. SECTION .text:CODE:REORDER:NOROOT(1)
  263. DMA1_Channel5_IRQHandler
  264. B DMA1_Channel5_IRQHandler
  265. PUBWEAK DMA1_Channel6_IRQHandler
  266. SECTION .text:CODE:REORDER:NOROOT(1)
  267. DMA1_Channel6_IRQHandler
  268. B DMA1_Channel6_IRQHandler
  269. PUBWEAK DMA1_Channel7_IRQHandler
  270. SECTION .text:CODE:REORDER:NOROOT(1)
  271. DMA1_Channel7_IRQHandler
  272. B DMA1_Channel7_IRQHandler
  273. PUBWEAK ADC1_2_IRQHandler
  274. SECTION .text:CODE:REORDER:NOROOT(1)
  275. ADC1_2_IRQHandler
  276. B ADC1_2_IRQHandler
  277. PUBWEAK CAN1_TX_IRQHandler
  278. SECTION .text:CODE:REORDER:NOROOT(1)
  279. CAN1_TX_IRQHandler
  280. B CAN1_TX_IRQHandler
  281. PUBWEAK CAN1_RX0_IRQHandler
  282. SECTION .text:CODE:REORDER:NOROOT(1)
  283. CAN1_RX0_IRQHandler
  284. B CAN1_RX0_IRQHandler
  285. PUBWEAK CAN1_RX1_IRQHandler
  286. SECTION .text:CODE:REORDER:NOROOT(1)
  287. CAN1_RX1_IRQHandler
  288. B CAN1_RX1_IRQHandler
  289. PUBWEAK CAN1_SCE_IRQHandler
  290. SECTION .text:CODE:REORDER:NOROOT(1)
  291. CAN1_SCE_IRQHandler
  292. B CAN1_SCE_IRQHandler
  293. PUBWEAK EXTI9_5_IRQHandler
  294. SECTION .text:CODE:REORDER:NOROOT(1)
  295. EXTI9_5_IRQHandler
  296. B EXTI9_5_IRQHandler
  297. PUBWEAK TIM1_BRK_IRQHandler
  298. SECTION .text:CODE:REORDER:NOROOT(1)
  299. TIM1_BRK_IRQHandler
  300. B TIM1_BRK_IRQHandler
  301. PUBWEAK TIM1_UP_IRQHandler
  302. SECTION .text:CODE:REORDER:NOROOT(1)
  303. TIM1_UP_IRQHandler
  304. B TIM1_UP_IRQHandler
  305. PUBWEAK TIM1_TRG_COM_IRQHandler
  306. SECTION .text:CODE:REORDER:NOROOT(1)
  307. TIM1_TRG_COM_IRQHandler
  308. B TIM1_TRG_COM_IRQHandler
  309. PUBWEAK TIM1_CC_IRQHandler
  310. SECTION .text:CODE:REORDER:NOROOT(1)
  311. TIM1_CC_IRQHandler
  312. B TIM1_CC_IRQHandler
  313. PUBWEAK TIM2_IRQHandler
  314. SECTION .text:CODE:REORDER:NOROOT(1)
  315. TIM2_IRQHandler
  316. B TIM2_IRQHandler
  317. PUBWEAK TIM3_IRQHandler
  318. SECTION .text:CODE:REORDER:NOROOT(1)
  319. TIM3_IRQHandler
  320. B TIM3_IRQHandler
  321. PUBWEAK TIM4_IRQHandler
  322. SECTION .text:CODE:REORDER:NOROOT(1)
  323. TIM4_IRQHandler
  324. B TIM4_IRQHandler
  325. PUBWEAK I2C1_EV_IRQHandler
  326. SECTION .text:CODE:REORDER:NOROOT(1)
  327. I2C1_EV_IRQHandler
  328. B I2C1_EV_IRQHandler
  329. PUBWEAK I2C1_ER_IRQHandler
  330. SECTION .text:CODE:REORDER:NOROOT(1)
  331. I2C1_ER_IRQHandler
  332. B I2C1_ER_IRQHandler
  333. PUBWEAK I2C2_EV_IRQHandler
  334. SECTION .text:CODE:REORDER:NOROOT(1)
  335. I2C2_EV_IRQHandler
  336. B I2C2_EV_IRQHandler
  337. PUBWEAK I2C2_ER_IRQHandler
  338. SECTION .text:CODE:REORDER:NOROOT(1)
  339. I2C2_ER_IRQHandler
  340. B I2C2_ER_IRQHandler
  341. PUBWEAK SPI1_IRQHandler
  342. SECTION .text:CODE:REORDER:NOROOT(1)
  343. SPI1_IRQHandler
  344. B SPI1_IRQHandler
  345. PUBWEAK SPI2_IRQHandler
  346. SECTION .text:CODE:REORDER:NOROOT(1)
  347. SPI2_IRQHandler
  348. B SPI2_IRQHandler
  349. PUBWEAK USART1_IRQHandler
  350. SECTION .text:CODE:REORDER:NOROOT(1)
  351. USART1_IRQHandler
  352. B USART1_IRQHandler
  353. PUBWEAK USART2_IRQHandler
  354. SECTION .text:CODE:REORDER:NOROOT(1)
  355. USART2_IRQHandler
  356. B USART2_IRQHandler
  357. PUBWEAK USART3_IRQHandler
  358. SECTION .text:CODE:REORDER:NOROOT(1)
  359. USART3_IRQHandler
  360. B USART3_IRQHandler
  361. PUBWEAK EXTI15_10_IRQHandler
  362. SECTION .text:CODE:REORDER:NOROOT(1)
  363. EXTI15_10_IRQHandler
  364. B EXTI15_10_IRQHandler
  365. PUBWEAK RTC_Alarm_IRQHandler
  366. SECTION .text:CODE:REORDER:NOROOT(1)
  367. RTC_Alarm_IRQHandler
  368. B RTC_Alarm_IRQHandler
  369. PUBWEAK OTG_FS_WKUP_IRQHandler
  370. SECTION .text:CODE:REORDER:NOROOT(1)
  371. OTG_FS_WKUP_IRQHandler
  372. B OTG_FS_WKUP_IRQHandler
  373. PUBWEAK TIM5_IRQHandler
  374. SECTION .text:CODE:REORDER:NOROOT(1)
  375. TIM5_IRQHandler
  376. B TIM5_IRQHandler
  377. PUBWEAK SPI3_IRQHandler
  378. SECTION .text:CODE:REORDER:NOROOT(1)
  379. SPI3_IRQHandler
  380. B SPI3_IRQHandler
  381. PUBWEAK UART4_IRQHandler
  382. SECTION .text:CODE:REORDER:NOROOT(1)
  383. UART4_IRQHandler
  384. B UART4_IRQHandler
  385. PUBWEAK UART5_IRQHandler
  386. SECTION .text:CODE:REORDER:NOROOT(1)
  387. UART5_IRQHandler
  388. B UART5_IRQHandler
  389. PUBWEAK TIM6_IRQHandler
  390. SECTION .text:CODE:REORDER:NOROOT(1)
  391. TIM6_IRQHandler
  392. B TIM6_IRQHandler
  393. PUBWEAK TIM7_IRQHandler
  394. SECTION .text:CODE:REORDER:NOROOT(1)
  395. TIM7_IRQHandler
  396. B TIM7_IRQHandler
  397. PUBWEAK DMA2_Channel1_IRQHandler
  398. SECTION .text:CODE:REORDER:NOROOT(1)
  399. DMA2_Channel1_IRQHandler
  400. B DMA2_Channel1_IRQHandler
  401. PUBWEAK DMA2_Channel2_IRQHandler
  402. SECTION .text:CODE:REORDER:NOROOT(1)
  403. DMA2_Channel2_IRQHandler
  404. B DMA2_Channel2_IRQHandler
  405. PUBWEAK DMA2_Channel3_IRQHandler
  406. SECTION .text:CODE:REORDER:NOROOT(1)
  407. DMA2_Channel3_IRQHandler
  408. B DMA2_Channel3_IRQHandler
  409. PUBWEAK DMA2_Channel4_IRQHandler
  410. SECTION .text:CODE:REORDER:NOROOT(1)
  411. DMA2_Channel4_IRQHandler
  412. B DMA2_Channel4_IRQHandler
  413. PUBWEAK DMA2_Channel5_IRQHandler
  414. SECTION .text:CODE:REORDER:NOROOT(1)
  415. DMA2_Channel5_IRQHandler
  416. B DMA2_Channel5_IRQHandler
  417. PUBWEAK ETH_IRQHandler
  418. SECTION .text:CODE:REORDER:NOROOT(1)
  419. ETH_IRQHandler
  420. B ETH_IRQHandler
  421. PUBWEAK ETH_WKUP_IRQHandler
  422. SECTION .text:CODE:REORDER:NOROOT(1)
  423. ETH_WKUP_IRQHandler
  424. B ETH_WKUP_IRQHandler
  425. PUBWEAK CAN2_TX_IRQHandler
  426. SECTION .text:CODE:REORDER:NOROOT(1)
  427. CAN2_TX_IRQHandler
  428. B CAN2_TX_IRQHandler
  429. PUBWEAK CAN2_RX0_IRQHandler
  430. SECTION .text:CODE:REORDER:NOROOT(1)
  431. CAN2_RX0_IRQHandler
  432. B CAN2_RX0_IRQHandler
  433. PUBWEAK CAN2_RX1_IRQHandler
  434. SECTION .text:CODE:REORDER:NOROOT(1)
  435. CAN2_RX1_IRQHandler
  436. B CAN2_RX1_IRQHandler
  437. PUBWEAK CAN2_SCE_IRQHandler
  438. SECTION .text:CODE:REORDER:NOROOT(1)
  439. CAN2_SCE_IRQHandler
  440. B CAN2_SCE_IRQHandler
  441. PUBWEAK OTG_FS_IRQHandler
  442. SECTION .text:CODE:REORDER:NOROOT(1)
  443. OTG_FS_IRQHandler
  444. B OTG_FS_IRQHandler
  445. END
  446. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/