startup_stm32f101xg.s 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476
  1. ;******************** (C) COPYRIGHT 2017 STMicroelectronics ********************
  2. ;* File Name : startup_stm32f101xg.s
  3. ;* Author : MCD Application Team
  4. ;* Version : V4.2.0
  5. ;* Date : 31-March-2017
  6. ;* Description : STM32F101xG Access Line Devices vector table for EWARM
  7. ;* toolchain.
  8. ;* This module performs:
  9. ;* - Set the initial SP
  10. ;* - Set the initial PC == __iar_program_start,
  11. ;* - Set the vector table entries with the exceptions ISR
  12. ;* address.
  13. ;* - Configure the system clock
  14. ;* - Branches to main in the C library (which eventually
  15. ;* calls main()).
  16. ;* After Reset the Cortex-M3 processor is in Thread mode,
  17. ;* priority is Privileged, and the Stack is set to Main.
  18. ;********************************************************************************
  19. ;*
  20. ;* <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  21. ;*
  22. ;* Redistribution and use in source and binary forms, with or without modification,
  23. ;* are permitted provided that the following conditions are met:
  24. ;* 1. Redistributions of source code must retain the above copyright notice,
  25. ;* this list of conditions and the following disclaimer.
  26. ;* 2. Redistributions in binary form must reproduce the above copyright notice,
  27. ;* this list of conditions and the following disclaimer in the documentation
  28. ;* and/or other materials provided with the distribution.
  29. ;* 3. Neither the name of STMicroelectronics nor the names of its contributors
  30. ;* may be used to endorse or promote products derived from this software
  31. ;* without specific prior written permission.
  32. ;*
  33. ;* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  34. ;* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  35. ;* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  36. ;* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  37. ;* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  38. ;* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  39. ;* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  40. ;* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  41. ;* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  42. ;* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  43. ;*
  44. ;*******************************************************************************
  45. ;
  46. ;
  47. ; The modules in this file are included in the libraries, and may be replaced
  48. ; by any user-defined modules that define the PUBLIC symbol _program_start or
  49. ; a user defined start symbol.
  50. ; To override the cstartup defined in the library, simply add your modified
  51. ; version to the workbench project.
  52. ;
  53. ; The vector table is normally located at address 0.
  54. ; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
  55. ; The name "__vector_table" has special meaning for C-SPY:
  56. ; it is where the SP start value is found, and the NVIC vector
  57. ; table register (VTOR) is initialized to this address if != 0.
  58. ;
  59. ; Cortex-M version
  60. ;
  61. MODULE ?cstartup
  62. ;; Forward declaration of sections.
  63. SECTION CSTACK:DATA:NOROOT(3)
  64. SECTION .intvec:CODE:NOROOT(2)
  65. EXTERN __iar_program_start
  66. EXTERN SystemInit
  67. PUBLIC __vector_table
  68. DATA
  69. __vector_table
  70. DCD sfe(CSTACK)
  71. DCD Reset_Handler ; Reset Handler
  72. DCD NMI_Handler ; NMI Handler
  73. DCD HardFault_Handler ; Hard Fault Handler
  74. DCD MemManage_Handler ; MPU Fault Handler
  75. DCD BusFault_Handler ; Bus Fault Handler
  76. DCD UsageFault_Handler ; Usage Fault Handler
  77. DCD 0 ; Reserved
  78. DCD 0 ; Reserved
  79. DCD 0 ; Reserved
  80. DCD 0 ; Reserved
  81. DCD SVC_Handler ; SVCall Handler
  82. DCD DebugMon_Handler ; Debug Monitor Handler
  83. DCD 0 ; Reserved
  84. DCD PendSV_Handler ; PendSV Handler
  85. DCD SysTick_Handler ; SysTick Handler
  86. ; External Interrupts
  87. DCD WWDG_IRQHandler ; Window Watchdog
  88. DCD PVD_IRQHandler ; PVD through EXTI Line detect
  89. DCD TAMPER_IRQHandler ; Tamper
  90. DCD RTC_IRQHandler ; RTC
  91. DCD FLASH_IRQHandler ; Flash
  92. DCD RCC_IRQHandler ; RCC
  93. DCD EXTI0_IRQHandler ; EXTI Line 0
  94. DCD EXTI1_IRQHandler ; EXTI Line 1
  95. DCD EXTI2_IRQHandler ; EXTI Line 2
  96. DCD EXTI3_IRQHandler ; EXTI Line 3
  97. DCD EXTI4_IRQHandler ; EXTI Line 4
  98. DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1
  99. DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2
  100. DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3
  101. DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4
  102. DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5
  103. DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6
  104. DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7
  105. DCD ADC1_2_IRQHandler ; ADC1 & ADC2
  106. DCD 0 ; Reserved
  107. DCD 0 ; Reserved
  108. DCD 0 ; Reserved
  109. DCD 0 ; Reserved
  110. DCD EXTI9_5_IRQHandler ; EXTI Line 9..5
  111. DCD TIM9_IRQHandler ; TIM9
  112. DCD TIM10_IRQHandler ; TIM10
  113. DCD TIM11_IRQHandler ; TIM11
  114. DCD 0 ; Reserved
  115. DCD TIM2_IRQHandler ; TIM2
  116. DCD TIM3_IRQHandler ; TIM3
  117. DCD TIM4_IRQHandler ; TIM4
  118. DCD I2C1_EV_IRQHandler ; I2C1 Event
  119. DCD I2C1_ER_IRQHandler ; I2C1 Error
  120. DCD I2C2_EV_IRQHandler ; I2C2 Event
  121. DCD I2C2_ER_IRQHandler ; I2C2 Error
  122. DCD SPI1_IRQHandler ; SPI1
  123. DCD SPI2_IRQHandler ; SPI2
  124. DCD USART1_IRQHandler ; USART1
  125. DCD USART2_IRQHandler ; USART2
  126. DCD USART3_IRQHandler ; USART3
  127. DCD EXTI15_10_IRQHandler ; EXTI Line 15..10
  128. DCD RTC_Alarm_IRQHandler ; RTC Alarm through EXTI Line
  129. DCD 0 ; Reserved
  130. DCD TIM12_IRQHandler ; TIM12
  131. DCD TIM13_IRQHandler ; TIM13
  132. DCD TIM14_IRQHandler ; TIM14
  133. DCD 0 ; Reserved
  134. DCD 0 ; Reserved
  135. DCD FSMC_IRQHandler ; FSMC
  136. DCD 0 ; Reserved
  137. DCD TIM5_IRQHandler ; TIM5
  138. DCD SPI3_IRQHandler ; SPI3
  139. DCD UART4_IRQHandler ; UART4
  140. DCD UART5_IRQHandler ; UART5
  141. DCD TIM6_IRQHandler ; TIM6
  142. DCD TIM7_IRQHandler ; TIM7
  143. DCD DMA2_Channel1_IRQHandler ; DMA2 Channel1
  144. DCD DMA2_Channel2_IRQHandler ; DMA2 Channel2
  145. DCD DMA2_Channel3_IRQHandler ; DMA2 Channel3
  146. DCD DMA2_Channel4_5_IRQHandler ; DMA2 Channel4 & Channel5
  147. ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
  148. ;;
  149. ;; Default interrupt handlers.
  150. ;;
  151. THUMB
  152. PUBWEAK Reset_Handler
  153. SECTION .text:CODE:REORDER:NOROOT(2)
  154. Reset_Handler
  155. LDR R0, =SystemInit
  156. BLX R0
  157. LDR R0, =__iar_program_start
  158. BX R0
  159. PUBWEAK NMI_Handler
  160. SECTION .text:CODE:REORDER:NOROOT(1)
  161. NMI_Handler
  162. B NMI_Handler
  163. PUBWEAK HardFault_Handler
  164. SECTION .text:CODE:REORDER:NOROOT(1)
  165. HardFault_Handler
  166. B HardFault_Handler
  167. PUBWEAK MemManage_Handler
  168. SECTION .text:CODE:REORDER:NOROOT(1)
  169. MemManage_Handler
  170. B MemManage_Handler
  171. PUBWEAK BusFault_Handler
  172. SECTION .text:CODE:REORDER:NOROOT(1)
  173. BusFault_Handler
  174. B BusFault_Handler
  175. PUBWEAK UsageFault_Handler
  176. SECTION .text:CODE:REORDER:NOROOT(1)
  177. UsageFault_Handler
  178. B UsageFault_Handler
  179. PUBWEAK SVC_Handler
  180. SECTION .text:CODE:REORDER:NOROOT(1)
  181. SVC_Handler
  182. B SVC_Handler
  183. PUBWEAK DebugMon_Handler
  184. SECTION .text:CODE:REORDER:NOROOT(1)
  185. DebugMon_Handler
  186. B DebugMon_Handler
  187. PUBWEAK PendSV_Handler
  188. SECTION .text:CODE:REORDER:NOROOT(1)
  189. PendSV_Handler
  190. B PendSV_Handler
  191. PUBWEAK SysTick_Handler
  192. SECTION .text:CODE:REORDER:NOROOT(1)
  193. SysTick_Handler
  194. B SysTick_Handler
  195. PUBWEAK WWDG_IRQHandler
  196. SECTION .text:CODE:REORDER:NOROOT(1)
  197. WWDG_IRQHandler
  198. B WWDG_IRQHandler
  199. PUBWEAK PVD_IRQHandler
  200. SECTION .text:CODE:REORDER:NOROOT(1)
  201. PVD_IRQHandler
  202. B PVD_IRQHandler
  203. PUBWEAK TAMPER_IRQHandler
  204. SECTION .text:CODE:REORDER:NOROOT(1)
  205. TAMPER_IRQHandler
  206. B TAMPER_IRQHandler
  207. PUBWEAK RTC_IRQHandler
  208. SECTION .text:CODE:REORDER:NOROOT(1)
  209. RTC_IRQHandler
  210. B RTC_IRQHandler
  211. PUBWEAK FLASH_IRQHandler
  212. SECTION .text:CODE:REORDER:NOROOT(1)
  213. FLASH_IRQHandler
  214. B FLASH_IRQHandler
  215. PUBWEAK RCC_IRQHandler
  216. SECTION .text:CODE:REORDER:NOROOT(1)
  217. RCC_IRQHandler
  218. B RCC_IRQHandler
  219. PUBWEAK EXTI0_IRQHandler
  220. SECTION .text:CODE:REORDER:NOROOT(1)
  221. EXTI0_IRQHandler
  222. B EXTI0_IRQHandler
  223. PUBWEAK EXTI1_IRQHandler
  224. SECTION .text:CODE:REORDER:NOROOT(1)
  225. EXTI1_IRQHandler
  226. B EXTI1_IRQHandler
  227. PUBWEAK EXTI2_IRQHandler
  228. SECTION .text:CODE:REORDER:NOROOT(1)
  229. EXTI2_IRQHandler
  230. B EXTI2_IRQHandler
  231. PUBWEAK EXTI3_IRQHandler
  232. SECTION .text:CODE:REORDER:NOROOT(1)
  233. EXTI3_IRQHandler
  234. B EXTI3_IRQHandler
  235. PUBWEAK EXTI4_IRQHandler
  236. SECTION .text:CODE:REORDER:NOROOT(1)
  237. EXTI4_IRQHandler
  238. B EXTI4_IRQHandler
  239. PUBWEAK DMA1_Channel1_IRQHandler
  240. SECTION .text:CODE:REORDER:NOROOT(1)
  241. DMA1_Channel1_IRQHandler
  242. B DMA1_Channel1_IRQHandler
  243. PUBWEAK DMA1_Channel2_IRQHandler
  244. SECTION .text:CODE:REORDER:NOROOT(1)
  245. DMA1_Channel2_IRQHandler
  246. B DMA1_Channel2_IRQHandler
  247. PUBWEAK DMA1_Channel3_IRQHandler
  248. SECTION .text:CODE:REORDER:NOROOT(1)
  249. DMA1_Channel3_IRQHandler
  250. B DMA1_Channel3_IRQHandler
  251. PUBWEAK DMA1_Channel4_IRQHandler
  252. SECTION .text:CODE:REORDER:NOROOT(1)
  253. DMA1_Channel4_IRQHandler
  254. B DMA1_Channel4_IRQHandler
  255. PUBWEAK DMA1_Channel5_IRQHandler
  256. SECTION .text:CODE:REORDER:NOROOT(1)
  257. DMA1_Channel5_IRQHandler
  258. B DMA1_Channel5_IRQHandler
  259. PUBWEAK DMA1_Channel6_IRQHandler
  260. SECTION .text:CODE:REORDER:NOROOT(1)
  261. DMA1_Channel6_IRQHandler
  262. B DMA1_Channel6_IRQHandler
  263. PUBWEAK DMA1_Channel7_IRQHandler
  264. SECTION .text:CODE:REORDER:NOROOT(1)
  265. DMA1_Channel7_IRQHandler
  266. B DMA1_Channel7_IRQHandler
  267. PUBWEAK ADC1_2_IRQHandler
  268. SECTION .text:CODE:REORDER:NOROOT(1)
  269. ADC1_2_IRQHandler
  270. B ADC1_2_IRQHandler
  271. PUBWEAK EXTI9_5_IRQHandler
  272. SECTION .text:CODE:REORDER:NOROOT(1)
  273. EXTI9_5_IRQHandler
  274. B EXTI9_5_IRQHandler
  275. PUBWEAK TIM9_IRQHandler
  276. SECTION .text:CODE:REORDER:NOROOT(1)
  277. TIM9_IRQHandler
  278. B TIM9_IRQHandler
  279. PUBWEAK TIM10_IRQHandler
  280. SECTION .text:CODE:REORDER:NOROOT(1)
  281. TIM10_IRQHandler
  282. B TIM10_IRQHandler
  283. PUBWEAK TIM11_IRQHandler
  284. SECTION .text:CODE:REORDER:NOROOT(1)
  285. TIM11_IRQHandler
  286. B TIM11_IRQHandler
  287. PUBWEAK TIM1_CC_IRQHandler
  288. SECTION .text:CODE:REORDER:NOROOT(1)
  289. TIM1_CC_IRQHandler
  290. B TIM1_CC_IRQHandler
  291. PUBWEAK TIM2_IRQHandler
  292. SECTION .text:CODE:REORDER:NOROOT(1)
  293. TIM2_IRQHandler
  294. B TIM2_IRQHandler
  295. PUBWEAK TIM3_IRQHandler
  296. SECTION .text:CODE:REORDER:NOROOT(1)
  297. TIM3_IRQHandler
  298. B TIM3_IRQHandler
  299. PUBWEAK TIM4_IRQHandler
  300. SECTION .text:CODE:REORDER:NOROOT(1)
  301. TIM4_IRQHandler
  302. B TIM4_IRQHandler
  303. PUBWEAK I2C1_EV_IRQHandler
  304. SECTION .text:CODE:REORDER:NOROOT(1)
  305. I2C1_EV_IRQHandler
  306. B I2C1_EV_IRQHandler
  307. PUBWEAK I2C1_ER_IRQHandler
  308. SECTION .text:CODE:REORDER:NOROOT(1)
  309. I2C1_ER_IRQHandler
  310. B I2C1_ER_IRQHandler
  311. PUBWEAK I2C2_EV_IRQHandler
  312. SECTION .text:CODE:REORDER:NOROOT(1)
  313. I2C2_EV_IRQHandler
  314. B I2C2_EV_IRQHandler
  315. PUBWEAK I2C2_ER_IRQHandler
  316. SECTION .text:CODE:REORDER:NOROOT(1)
  317. I2C2_ER_IRQHandler
  318. B I2C2_ER_IRQHandler
  319. PUBWEAK SPI1_IRQHandler
  320. SECTION .text:CODE:REORDER:NOROOT(1)
  321. SPI1_IRQHandler
  322. B SPI1_IRQHandler
  323. PUBWEAK SPI2_IRQHandler
  324. SECTION .text:CODE:REORDER:NOROOT(1)
  325. SPI2_IRQHandler
  326. B SPI2_IRQHandler
  327. PUBWEAK USART1_IRQHandler
  328. SECTION .text:CODE:REORDER:NOROOT(1)
  329. USART1_IRQHandler
  330. B USART1_IRQHandler
  331. PUBWEAK USART2_IRQHandler
  332. SECTION .text:CODE:REORDER:NOROOT(1)
  333. USART2_IRQHandler
  334. B USART2_IRQHandler
  335. PUBWEAK USART3_IRQHandler
  336. SECTION .text:CODE:REORDER:NOROOT(1)
  337. USART3_IRQHandler
  338. B USART3_IRQHandler
  339. PUBWEAK EXTI15_10_IRQHandler
  340. SECTION .text:CODE:REORDER:NOROOT(1)
  341. EXTI15_10_IRQHandler
  342. B EXTI15_10_IRQHandler
  343. PUBWEAK RTC_Alarm_IRQHandler
  344. SECTION .text:CODE:REORDER:NOROOT(1)
  345. RTC_Alarm_IRQHandler
  346. B RTC_Alarm_IRQHandler
  347. PUBWEAK FSMC_IRQHandler
  348. SECTION .text:CODE:REORDER:NOROOT(1)
  349. FSMC_IRQHandler
  350. B FSMC_IRQHandler
  351. PUBWEAK TIM12_IRQHandler
  352. SECTION .text:CODE:REORDER:NOROOT(1)
  353. TIM12_IRQHandler
  354. B TIM12_IRQHandler
  355. PUBWEAK TIM13_IRQHandler
  356. SECTION .text:CODE:REORDER:NOROOT(1)
  357. TIM13_IRQHandler
  358. B TIM13_IRQHandler
  359. PUBWEAK TIM14_IRQHandler
  360. SECTION .text:CODE:REORDER:NOROOT(1)
  361. TIM14_IRQHandler
  362. B TIM14_IRQHandler
  363. PUBWEAK TIM5_IRQHandler
  364. SECTION .text:CODE:REORDER:NOROOT(1)
  365. TIM5_IRQHandler
  366. B TIM5_IRQHandler
  367. PUBWEAK SPI3_IRQHandler
  368. SECTION .text:CODE:REORDER:NOROOT(1)
  369. SPI3_IRQHandler
  370. B SPI3_IRQHandler
  371. PUBWEAK UART4_IRQHandler
  372. SECTION .text:CODE:REORDER:NOROOT(1)
  373. UART4_IRQHandler
  374. B UART4_IRQHandler
  375. PUBWEAK UART5_IRQHandler
  376. SECTION .text:CODE:REORDER:NOROOT(1)
  377. UART5_IRQHandler
  378. B UART5_IRQHandler
  379. PUBWEAK TIM6_IRQHandler
  380. SECTION .text:CODE:REORDER:NOROOT(1)
  381. TIM6_IRQHandler
  382. B TIM6_IRQHandler
  383. PUBWEAK TIM7_IRQHandler
  384. SECTION .text:CODE:REORDER:NOROOT(1)
  385. TIM7_IRQHandler
  386. B TIM7_IRQHandler
  387. PUBWEAK DMA2_Channel1_IRQHandler
  388. SECTION .text:CODE:REORDER:NOROOT(1)
  389. DMA2_Channel1_IRQHandler
  390. B DMA2_Channel1_IRQHandler
  391. PUBWEAK DMA2_Channel2_IRQHandler
  392. SECTION .text:CODE:REORDER:NOROOT(1)
  393. DMA2_Channel2_IRQHandler
  394. B DMA2_Channel2_IRQHandler
  395. PUBWEAK DMA2_Channel3_IRQHandler
  396. SECTION .text:CODE:REORDER:NOROOT(1)
  397. DMA2_Channel3_IRQHandler
  398. B DMA2_Channel3_IRQHandler
  399. PUBWEAK DMA2_Channel4_5_IRQHandler
  400. SECTION .text:CODE:REORDER:NOROOT(1)
  401. DMA2_Channel4_5_IRQHandler
  402. B DMA2_Channel4_5_IRQHandler
  403. END
  404. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/