stm32f1xx_it.c 6.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235
  1. /* USER CODE BEGIN Header */
  2. /**
  3. ******************************************************************************
  4. * @file stm32f1xx_it.c
  5. * @brief Interrupt Service Routines.
  6. ******************************************************************************
  7. * @attention
  8. *
  9. * Copyright (c) 2025 STMicroelectronics.
  10. * All rights reserved.
  11. *
  12. * This software is licensed under terms that can be found in the LICENSE file
  13. * in the root directory of this software component.
  14. * If no LICENSE file comes with this software, it is provided AS-IS.
  15. *
  16. ******************************************************************************
  17. */
  18. /* USER CODE END Header */
  19. /* Includes ------------------------------------------------------------------*/
  20. #include "main.h"
  21. #include "stm32f1xx_it.h"
  22. /* Private includes ----------------------------------------------------------*/
  23. /* USER CODE BEGIN Includes */
  24. #include "../../Middlewares/Third_Party/FreeModbus/port/port.h"
  25. extern eMBRTUSlaveObj wireControllerSlaveObj;
  26. extern eMBRTUSlaveObj externalSlave;
  27. /* USER CODE END Includes */
  28. /* Private typedef -----------------------------------------------------------*/
  29. /* USER CODE BEGIN TD */
  30. /* USER CODE END TD */
  31. /* Private define ------------------------------------------------------------*/
  32. /* USER CODE BEGIN PD */
  33. /* USER CODE END PD */
  34. /* Private macro -------------------------------------------------------------*/
  35. /* USER CODE BEGIN PM */
  36. /* USER CODE END PM */
  37. /* Private variables ---------------------------------------------------------*/
  38. /* USER CODE BEGIN PV */
  39. /* USER CODE END PV */
  40. /* Private function prototypes -----------------------------------------------*/
  41. /* USER CODE BEGIN PFP */
  42. /* USER CODE END PFP */
  43. /* Private user code ---------------------------------------------------------*/
  44. /* USER CODE BEGIN 0 */
  45. /* USER CODE END 0 */
  46. /* External variables --------------------------------------------------------*/
  47. extern TIM_HandleTypeDef htim2;
  48. extern UART_HandleTypeDef huart2;
  49. extern UART_HandleTypeDef huart3;
  50. extern TIM_HandleTypeDef htim4;
  51. /* USER CODE BEGIN EV */
  52. /* USER CODE END EV */
  53. /******************************************************************************/
  54. /* Cortex-M3 Processor Interruption and Exception Handlers */
  55. /******************************************************************************/
  56. /**
  57. * @brief This function handles Non maskable interrupt.
  58. */
  59. void NMI_Handler(void)
  60. {
  61. /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  62. /* USER CODE END NonMaskableInt_IRQn 0 */
  63. /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  64. while (1)
  65. {
  66. }
  67. /* USER CODE END NonMaskableInt_IRQn 1 */
  68. }
  69. /**
  70. * @brief This function handles Hard fault interrupt.
  71. */
  72. void HardFault_Handler(void)
  73. {
  74. /* USER CODE BEGIN HardFault_IRQn 0 */
  75. /* USER CODE END HardFault_IRQn 0 */
  76. while (1)
  77. {
  78. /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  79. /* USER CODE END W1_HardFault_IRQn 0 */
  80. }
  81. }
  82. /**
  83. * @brief This function handles Memory management fault.
  84. */
  85. void MemManage_Handler(void)
  86. {
  87. /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  88. /* USER CODE END MemoryManagement_IRQn 0 */
  89. while (1)
  90. {
  91. /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
  92. /* USER CODE END W1_MemoryManagement_IRQn 0 */
  93. }
  94. }
  95. /**
  96. * @brief This function handles Prefetch fault, memory access fault.
  97. */
  98. void BusFault_Handler(void)
  99. {
  100. /* USER CODE BEGIN BusFault_IRQn 0 */
  101. /* USER CODE END BusFault_IRQn 0 */
  102. while (1)
  103. {
  104. /* USER CODE BEGIN W1_BusFault_IRQn 0 */
  105. /* USER CODE END W1_BusFault_IRQn 0 */
  106. }
  107. }
  108. /**
  109. * @brief This function handles Undefined instruction or illegal state.
  110. */
  111. void UsageFault_Handler(void)
  112. {
  113. /* USER CODE BEGIN UsageFault_IRQn 0 */
  114. /* USER CODE END UsageFault_IRQn 0 */
  115. while (1)
  116. {
  117. /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
  118. /* USER CODE END W1_UsageFault_IRQn 0 */
  119. }
  120. }
  121. /**
  122. * @brief This function handles Debug monitor.
  123. */
  124. void DebugMon_Handler(void)
  125. {
  126. /* USER CODE BEGIN DebugMonitor_IRQn 0 */
  127. /* USER CODE END DebugMonitor_IRQn 0 */
  128. /* USER CODE BEGIN DebugMonitor_IRQn 1 */
  129. /* USER CODE END DebugMonitor_IRQn 1 */
  130. }
  131. /******************************************************************************/
  132. /* STM32F1xx Peripheral Interrupt Handlers */
  133. /* Add here the Interrupt Handlers for the used peripherals. */
  134. /* For the available peripheral interrupt handler names, */
  135. /* please refer to the startup file (startup_stm32f1xx.s). */
  136. /******************************************************************************/
  137. /**
  138. * @brief This function handles TIM2 global interrupt.
  139. */
  140. void TIM2_IRQHandler(void)
  141. {
  142. /* USER CODE BEGIN TIM2_IRQn 0 */
  143. /* USER CODE END TIM2_IRQn 0 */
  144. HAL_TIM_IRQHandler(&htim2);
  145. /* USER CODE BEGIN TIM2_IRQn 1 */
  146. /* USER CODE END TIM2_IRQn 1 */
  147. }
  148. /**
  149. * @brief This function handles TIM4 global interrupt.
  150. */
  151. void TIM4_IRQHandler(void)
  152. {
  153. /* USER CODE BEGIN TIM4_IRQn 0 */
  154. /* USER CODE END TIM4_IRQn 0 */
  155. HAL_TIM_IRQHandler(&htim4);
  156. /* USER CODE BEGIN TIM4_IRQn 1 */
  157. /* USER CODE END TIM4_IRQn 1 */
  158. }
  159. /**
  160. * @brief This function handles USART2 global interrupt.
  161. */
  162. void USART2_IRQHandler(void)
  163. {
  164. /* USER CODE BEGIN USART2_IRQn 0 */
  165. if(__HAL_UART_GET_IT_SOURCE(&huart2, UART_IT_RXNE)!= RESET)
  166. {
  167. prvvUARTRxISR(&wireControllerSlaveObj);//接收中断
  168. }
  169. if(__HAL_UART_GET_IT_SOURCE(&huart2, UART_IT_TXE)!= RESET)
  170. {
  171. prvvUARTTxReadyISR(&wireControllerSlaveObj);//��中�
  172. }
  173. HAL_NVIC_ClearPendingIRQ(UART5_IRQn);
  174. /* USER CODE END USART2_IRQn 0 */
  175. HAL_UART_IRQHandler(&huart2);
  176. /* USER CODE BEGIN USART2_IRQn 1 */
  177. /* USER CODE END USART2_IRQn 1 */
  178. }
  179. /**
  180. * @brief This function handles USART3 global interrupt.
  181. */
  182. void USART3_IRQHandler(void)
  183. {
  184. /* USER CODE BEGIN USART3_IRQn 0 */
  185. /* USER CODE END USART3_IRQn 0 */
  186. HAL_UART_IRQHandler(&huart3);
  187. /* USER CODE BEGIN USART3_IRQn 1 */
  188. /* USER CODE END USART3_IRQn 1 */
  189. }
  190. /* USER CODE BEGIN 1 */
  191. /* USER CODE END 1 */